Skip to main content Skip to main navigation menu Skip to site footer
  • Home
  • Online Submissions
  • Archives
  • Current
  • Copyright Policy
    • Editorial Process
  • Plagiarism Policy
  • Authorship Criteria
  • Reviewers Guidelines
  • About
    • Contact
    • Editorial Team
    • AUTHOR GUIDELINES
Search
  • Login
Search
  1. Home /
  2. Archives /
  3. Vol. 2 No. 6 (2016)

Vol. 2 No. 6 (2016)

					View Vol. 2 No. 6 (2016)
Published: 2016-12-27

Articles

  • Design of Fully Pipelined 128-bit AES with S-Box by using Combinational Logic

    SHAIK VAZID AHAMMED 1, JAI KUMAR VINAYAGAM 2
    • FULLTEXT PDF
  • Designing Architecture for Communication between I2C (inter integrated circuit) and AHB (Advanced High Performance Bus

    Rubina Sultana 1, G.ARUNA2
    • FULLTEXT PDF
  • Design and Implementation of High Speed Parallel Micro programmed FIR Filter using Wallace tree and Vedic Multiplier

    Neha Samreen1, S.Suneeta 2
    • FULLTEXT PDF
  • CRYPTOGRAPHIC TECHNIQUE BY SQUARE MATRIX AND SINGLE POINT CROSSOVER ON BINARY FIELD

    MR.G.RAVI KISHORE 1, MS.SABA NAUSHEEN 2
    • FULLTEXT PDF

Current Issue

  • Atom logo
  • RSS2 logo
  • RSS1 logo

Information

  • For Readers
  • For Authors
  • For Librarians

Make a Submission

Make a Submission

Developed By

Open Journal Systems
International Journal of Engineering Science and Generic Research (IJESAR) 

|| ISSN Online: 2456-043X || www.ijesar.in || editor@ijesar.in ||
 
International Journal of Engineering Science and Generic Research (IJESAR) by Articles is licensed under a Creative Commons Attribution 4.0 International License.
More information about the publishing system, Platform and Workflow by OJS/PKP.