Skip to main content Skip to main navigation menu Skip to site footer
  • Home
  • About
    • Contact
    • Editorial Team
  • Online Submissions
  • Archives
  • Current
Search
  • Login
Search
  1. Home /
  2. Archives /
  3. Vol. 4 No. 6 (2018)

Vol. 4 No. 6 (2018)

					View Vol. 4 No. 6 (2018)
Published: 2018-12-24

Articles

  • DESIGN OF FAULT TOLERANT PARALLEL FFT'S USING PARSEVAL CHECK

    K. Vasundhara, V. Lakshmi Prasanna
    • FULLTEXT PDF
  • DESIGN AND IMPLEMENTATION OF AN EFFICIENT BIST FOR RADIX-4 BOOTH MULTIPLIER ON FPGA

    Mohd Abdul Raheem, Dr. Mohammad Iliyas, Dr. Farha Anjum
    • FULLTEXT PDF
  • A NOVEL VLSI ARCHITECTURE FOR RADIX-2 AND RADIX-4 BUTTERFLIES IN FFT USING DECIMATION IN TIME

    Mrs. Sabiha Perveen, Dr. Mohammad Iliyas, Dr. Farha Anjum
    • FULLTEXT PDF
  • IMPLEMENTATION OF ON-CHIP ADVANCE MICROCONTROLLER BUS ARCHITECTURE SHARED BUS MULTI-PROCESSOR SOC USING DIFFERENT ARBITRATION ALGORITHM

    N Malathi, E Swetha
    • FULLTEXT PDF

Current Issue

  • Atom logo
  • RSS2 logo
  • RSS1 logo

Information

  • For Readers
  • For Authors
  • For Librarians

Make a Submission

Make a Submission

Developed By

Open Journal Systems
International Journal of Engineering Science and Generic Research (IJESAR) 

|| ISSN Online: 2456-043X || www.ijesar.in || editor@ijesar.in ||
 
International Journal of Engineering Science and Generic Research (IJESAR) by Articles is licensed under a Creative Commons Attribution 4.0 International License.
More information about the publishing system, Platform and Workflow by OJS/PKP.