DESIGN OF AREA EFFICIENT AND POWER OPTIMIZED CARRY SELECT ADDER
Abstract
To study the data dependence and to identify redundant logic operations, we are analysing logic operations involved in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC)-based CSLA. A new logic formulation for CSLA has been proposed by eliminating all the redundant logic operations present in conventional CSLA. In the proposed scheme calculation of final-sum is scheduled after carry select (CS) operation we have eliminated all the redundant logic operations present in the conventional CSLA and proposed a new logic formulation for CSLA. Bit patterns of two anticipating carry words (corresponding to cin =0and1) and fixed in bits are used for logic optimization of CS and generation units, by using optimized logic units an efficient CSLA design is obtained The proposed CSLA design involves significantly less area and low power than the recently proposed BEC-based CSLA. The proposed CSLA design is best for square-root (SQRT) CSLA because of the less area and low power. Keywords: conventional carry select adder, binary to excess-1 converter (BEC), proposed CSLA.
Downloads
Published
How to Cite
Issue
Section
License
International Journal of Engineering Science and Generic Research (IJESAR) by Articles is licensed under a Creative Commons Attribution 4.0 International License.