Design and Implementation of Area Efficient S-Box for Fully Pipelined AES

Authors

  • 1Mrs.Kondisetti Jyothi, 2Mr.Pattem Sampath Kumar, 3Mrs.Velaga Rajya Lakshmi, 1Student, Dept. of ECE, Malla Reddy Institute of technology, Hyderabad, India, svvnjyothi@gmail.com 2Associate Professor & HOD, Dept. of ECE, Malla Reddy Institute of technology, Hyderabad, India,Email:sampath440@yahoo.co.in 3Assistant Professor, Dept. of ECE, Malla Reddy Institute of technology, Hyderabad, India,Email:rajimp.velaga@gmail.com

Abstract

Encryption will convert the data in such a manner that only a person who has special knowledge of reading it can be able to read it. The Advanced Encryption Standard (AES) is considered to be the strongest encryption technique in cryptography. Advanced Encryption Standard (AES) is a symmetric key block cipher which will encrypt as well as decrypt the data block. The pre-computed values stored in a ROM based lookup table. In this implementation, all 256 values are stored in a ROM such implementation is expensive in terms of hardware. A more refined way of implementing the S-Box by using Composite field method through combinational logic. This S Box has the advantage of having small area occupancy. Hence it delivers high throughput optimizes the delay and reduces the area. The 128-bit Advanced Encryption Standard (AES) of fully Pipelined AES with Compact S-Box is simulated and synthesized by Xilinx 13.2 tool. Keywords: VLSI, AES, ENCRYPTION, DECRYPTION.

Downloads

Published

2016-08-30

How to Cite

3Mrs.Velaga Rajya Lakshmi, 1Mrs.Kondisetti J. 2Mr.Pattem S. K. (2016). Design and Implementation of Area Efficient S-Box for Fully Pipelined AES. International Journal of Engineering Science and Generic Research, 2(4). Retrieved from https://ijesar.in/index.php/ijesar/article/view/28

Issue

Section

Articles