Return to Article Details Design of 16 Bit Adder Subtractor with PFAG and TG Gates Using Verilog HDL Download Download PDF