2 J 1, K. FPGA Implementation of 16 bit MUX Based Multiplier. IJESAR [Internet]. 2016Oct.30 [cited 2025Apr.18];2(5). Available from: https://ijesar.in/index.php/ijesar/article/view/52