2 K 1, S. FPGA Realization of MUX Based FIR Filter Architecture. IJESAR [Internet]. 2016Oct.30 [cited 2025Jun.13];2(5). Available from: https://ijesar.in/index.php/ijesar/article/view/48