1.
2 KRS 1, PK. Design of 64-Bit Vedic Multiplier and Square Architectures. IJESAR [Internet]. 2016Oct.30 [cited 2024Dec.11];2(5). Available from: https://ijesar.in/index.php/ijesar/article/view/42