2 MV 1, VK. FPGA Implementation of Vedic ALU with Application Specific Reversible Gates. IJESAR [Internet]. 2016Oct.30 [cited 2025Apr.18];2(5). Available from: https://ijesar.in/index.php/ijesar/article/view/39