RAVINDER 1 K 2 Y. Design of Memory controller with AXI Bus interface. IJESAR [Internet]. 2016Oct.30 [cited 2024Dec.11];2(5). Available from: https://ijesar.in/index.php/ijesar/article/view/37