1.
Kumar P, Chourasia D, Niwaria KN. Design of 16 Bit Adder Subtractor with PFAG and TG Gates Using Verilog HDL. IJESAR [Internet]. 2018Sep.15 [cited 2021Jul.28];4(5). Available from: https://ijesar.in/index.php/ijesar/article/view/148