2 SVA 1, JKV. Design of Fully Pipelined 128-bit AES with S-Box by using Combinational Logic. IJESAR [Internet]. 2016Dec.30 [cited 2026Apr.15];2(6). Available from: https://ijesar.in/index.php/ijesar/article/view/64