Namassivaya2 RSEN. Design of 32 bit high speed Six stage Pipeline RISC processor for Convolution. IJESAR [Internet]. 2016Aug.30 [cited 2026Aug.28];2(4). Available from: https://ijesar.in/index.php/ijesar/article/view/29