Kumar P, Niwaria K. 16 bit Design of adder subtractor circuit with optimized quantum cost using Feynman, PFAG and WG Gate. IJESAR [Internet]. 2018Jul.9 [cited 2026Aug.4];4(4). Available from: https://ijesar.in/index.php/ijesar/article/view/144