Bhaskaruni MA, Saheb S. Design and Implementation of Optimized New Full Adder\Full Subtractor Using Reversible Logic Gates. IJESAR [Internet]. 2018Jul.9 [cited 2026Aug.3];4(4). Available from: https://ijesar.in/index.php/ijesar/article/view/139