Nadimetla RR, Bhavani L. Design and Implementation of 64 Bit Vedic Multiplier Based On Different Adder Structures on Verilog HDL. IJESAR [Internet]. 2018Jul.26 [cited 2026Aug.4];4(4). Available from: https://ijesar.in/index.php/ijesar/article/view/131