2, CH.Roja1, K. Chinna Akkaiah. “Design and Implementation of 64-Bit Vedic Multiplier and Square Architectures”. International Journal of Engineering Science and Generic Research 3, no. 5 (October 30, 2017). Accessed September 18, 2026. https://ijesar.in/index.php/ijesar/article/view/79.