2, G.Hymavathi 1, V.Venkanna. “Design and Implementation of Area Efficient S-Box Using Combinational Logic With Pipelined AES”. International Journal of Engineering Science and Generic Research 2, no. 5 (October 30, 2016). Accessed July 14, 2026. https://ijesar.in/index.php/ijesar/article/view/51.