Nadimetla, Rakesh Raju, and Lakshmi Bhavani. “Design and Implementation of 64 Bit Vedic Multiplier Based On Different Adder Structures on Verilog HDL”. International Journal of Engineering Science and Generic Research 4, no. 4 (July 26, 2018). Accessed August 3, 2026. https://ijesar.in/index.php/ijesar/article/view/131.