2, K. R. S. 1, P. K. “Design of 64-Bit Vedic Multiplier and Square Architectures”. International Journal of Engineering Science and Generic Research, vol. 2, no. 5, Oct. 2016, https://ijesar.in/index.php/ijesar/article/view/42.