Kumar, P., D. Chourasia, and K. N. Niwaria. “Design of 16 Bit Adder Subtractor With PFAG and TG Gates Using Verilog HDL”. International Journal of Engineering Science and Generic Research, vol. 4, no. 5, Sept. 2018, https://ijesar.in/index.php/ijesar/article/view/148.