2, C. K. C. A. “Design and Implementation of 64-Bit Vedic Multiplier and Square Architectures”. International Journal of Engineering Science and Generic Research, vol. 3, no. 5, Oct. 2017, https://ijesar.in/index.php/ijesar/article/view/79.