2, S. V. A. 1, J. K. V. “Design of Fully Pipelined 128-Bit AES With S-Box by Using Combinational Logic”. International Journal of Engineering Science and Generic Research, vol. 2, no. 6, Dec. 2016, https://ijesar.in/index.php/ijesar/article/view/64.