Namassivaya2, R. S. E. N. “Design of 32 Bit High Speed Six Stage Pipeline RISC Processor for Convolution”. International Journal of Engineering Science and Generic Research, vol. 2, no. 4, Aug. 2016, https://ijesar.in/index.php/ijesar/article/view/29.