Babu, V. N., and J. V. K. Reddy. “AN ULTRA-HIGH THROUGHPUT AND FULLY PIPELINED IMPLEMENTATION OF MODIFIED-AES ALGORITHM ON FPGA”. International Journal of Engineering Science and Generic Research, vol. 5, no. 2, Mar. 2019, https://ijesar.in/index.php/ijesar/article/view/161.