[1]
1 S. K. B. 2 K. Vittal, “Implementation of High Speed Single Error Correction–Double Adjacent Error Correction (72, 64) Codes”, IJESAR, vol. 3, no. 6, Dec. 2017.