G. K. S. Chilumula2, “High performance RISC processor for convolution using pipelining”, IJESAR, vol. 3, no. 3, Jun. 2017.