J. 1, K. 2, “FPGA Implementation of 16 bit MUX Based Multiplier”, IJESAR, vol. 2, no. 5, Oct. 2016.