K. R. S. 1, P. K. 2, “Design of 64-Bit Vedic Multiplier and Square Architectures”, IJESAR, vol. 2, no. 5, Oct. 2016.