M. V. 1, V. K. 2, “FPGA Implementation of Vedic ALU with Application Specific Reversible Gates”, IJESAR, vol. 2, no. 5, Oct. 2016.