1 K. 2 Y. RAVINDER, “Design of Memory controller with AXI Bus interface”, IJESAR, vol. 2, no. 5, Oct. 2016.