[1]
M. S. Perveen, D. M. Iliyas, and D. F. Anjum, “A NOVEL VLSI ARCHITECTURE FOR RADIX-2 AND RADIX-4 BUTTERFLIES IN FFT USING DECIMATION IN TIME”, IJESAR, vol. 4, no. 6, Dec. 2018.