[1]
P. Kumar, D. Chourasia, and K. N. Niwaria, “Design of 16 Bit Adder Subtractor with PFAG and TG Gates Using Verilog HDL”, IJESAR, vol. 4, no. 5, Sep. 2018.