C. S. Lakshmi and B. Ramarao, “Low Power BIST based Multiplier Design and Simulation using FPGA”, IJESAR, vol. 4, no. 1, Feb. 2018.