1 A. S. 2 K. Tarangini, “A Novel VLSI Architecture for Convolution using 32 bit Higher Radix Algorithm”, IJESAR, vol. 3, no. 5, Oct. 2017.