A. R. A. J. L. 2, “A Floating Point Multiplier Design Using Karatsuba and Urdhva-Tiryagbhyam Algorithms for High Speed Applications”, IJESAR, vol. 3, no. 5, Oct. 2017.