S. V. A. 1, J. K. V. 2, “Design of Fully Pipelined 128-bit AES with S-Box by using Combinational Logic”, IJESAR, vol. 2, no. 6, Dec. 2016.