K. 1, S. 2, “FPGA Realization of MUX Based FIR Filter Architecture”, IJESAR, vol. 2, no. 5, Oct. 2016.