V. N. Babu and J. V. K. Reddy, “AN ULTRA-HIGH THROUGHPUT AND FULLY PIPELINED IMPLEMENTATION OF MODIFIED-AES ALGORITHM ON FPGA”, IJESAR, vol. 5, no. 2, Mar. 2019.