P. Kumar and K. Niwaria, “16 bit Design of adder subtractor circuit with optimized quantum cost using Feynman, PFAG and WG Gate”, IJESAR, vol. 4, no. 4, Jul. 2018.