M. A. Bhaskaruni and S. Saheb, “Design and Implementation of Optimized New Full Adder\Full Subtractor Using Reversible Logic Gates”, IJESAR, vol. 4, no. 4, Jul. 2018.