[1]
G. Akhila and S. Y. Sultana, “Design and Implementation of an Efficient Bist for Digital Multipliers and Radix-4 Pipelined Multiplier on FPGA”, IJESAR, vol. 4, no. 4, Jul. 2018.