R. R. Nadimetla and L. Bhavani, “Design and Implementation of 64 Bit Vedic Multiplier Based On Different Adder Structures on Verilog HDL”, IJESAR, vol. 4, no. 4, Jul. 2018.