2, C. K. C. A. (2017) “Design and Implementation of 64-Bit Vedic Multiplier and Square Architectures”, International Journal of Engineering Science and Generic Research, 3(5). Available at: https://ijesar.in/index.php/ijesar/article/view/79 (Accessed: 19April2024).