2, S. V. A. 1, J. K. V. (2016) “Design of Fully Pipelined 128-bit AES with S-Box by using Combinational Logic”, International Journal of Engineering Science and Generic Research, 2(6). Available at: https://ijesar.in/index.php/ijesar/article/view/64 (Accessed: 15April2026).