Namassivaya2, R. S. E. N. (2016) “Design of 32 bit high speed Six stage Pipeline RISC processor for Convolution”, International Journal of Engineering Science and Generic Research, 2(4). Available at: https://ijesar.in/index.php/ijesar/article/view/29 (Accessed: 28August2026).