2, Kriti Rashmi Sinha 1, Pathloth Krishnamurthy. 2016. “Design of 64-Bit Vedic Multiplier and Square Architectures”. International Journal of Engineering Science and Generic Research 2 (5). https://ijesar.in/index.php/ijesar/article/view/42.