Kumar, Prabhat, Dr.Bharti Chourasia, and Kamal Niwaria Niwaria. 2018. “Design of 16 Bit Adder Subtractor With PFAG and TG Gates Using Verilog HDL”. International Journal of Engineering Science and Generic Research 4 (5). https://ijesar.in/index.php/ijesar/article/view/148.