Nadimetla, Rakesh Raju, and Lakshmi Bhavani. 2018. “Design and Implementation of 64 Bit Vedic Multiplier Based On Different Adder Structures on Verilog HDL”. International Journal of Engineering Science and Generic Research 4 (4). https://ijesar.in/index.php/ijesar/article/view/131.