2, K. 1, S. FPGA Realization of MUX Based FIR Filter Architecture. International Journal of Engineering Science and Generic Research, [S. l.], v. 2, n. 5, 2016. Disponível em: https://ijesar.in/index.php/ijesar/article/view/48. Acesso em: 13 jun. 2025.